

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/004,765	12/03/2001	Rahul Saxena	1020.P11401	7911		
57035	7590 11/02/2006		EXAM	EXAMINER		
KACVINSI		MATTIS,	MATTIS, JASON E			
C/O INTELI P.O. BOX 52			ART UNIT	PAPER NUMBER		
MINNEAPO	LIS, MN 55402		2616			
	•		DATE MAILED: 11/02/200	6 .		

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>		Applica	tion No.	Applicant(s)			
Office Action Summary		10/004,	,765	SAXENA, RAHUL			
		Examin	er	Art Unit			
		Jason E	. Mattis	2616			
Period fo	The MAILING DATE of this communic	ation appears on t	he cover sheet	with the correspondence ad	Idress		
A SH WHI( - Exte after - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MA INSIDE OF THE MA PROPERIOR OF SIX (6) MONTHS from the mailing date of this common of period for reply is specified above, the maximum stature to reply within the set or extended period for reply within the set or extended perio	ILING DATE OF 37 CFR 1.136(a). In no nication. tory period will apply and II, by statute, cause the a	THIS COMMUN event, however, may will expire SIX (6) Mo pplication to become	NICATION.  a reply be timely filed  DNTHS from the mailing date of this control of the control o			
Status							
·	Responsive to communication(s) filed This action is <b>FINAL</b> . 2b Since this application is in condition for closed in accordance with the practice	n)⊠ This action is or allowance exce	non-final. pt for formal ma	•	e merits is		
Disposition of Claims							
5)□ 6)⊠ 7)□	Claim(s) 1,3-14,16-21 and 23-33 is/are 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) 1, 3-14, 16-21, and 23-33 is/a Claim(s) is/are objected to. Claim(s) are subject to restriction	withdrawn from o	consideration.				
Applicat	ion Papers						
10)	The specification is objected to by the I The drawing(s) filed on is/are: a Applicant may not request that any objection Replacement drawing sheet(s) including the oath or declaration is objected to be	a) accepted or loon to the drawing(sine correction is requ	) be held in abey uired if the drawir	ance. See 37 CFR 1.85(a). ng(s) is objected to. See 37 CF	, ,		
Priority (	ınder 35 U.S.C. § 119	•					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>							
2) 🔲 Notic	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTC nation Disclosure Statement(s) (PTO/SB/08)	D-948)	Paper No	v Summary (PTO-413) o(s)/Mail Date f Informal Patent Application			
	r No(s)/Mail Date		6) Other: _				

Art Unit: 2616

#### **DETAILED ACTION**

1. This Office Action is in response to the Request for Continued Examination filed 8/22/06. Claims 1, 3-14, 16-21, and 23-33 are currently pending in the application.

## Claim Objections

2. Claim 11 is objected to because of the following informalities:

The term "second port" has been removed from independent claim 1 and the claims that depend on claim 1. The last line of claim 11 still contains the term "the second port". It is recommended that this term be changed. Appropriate correction is required.

### Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2616

4. Claims 1, 3, 7, and 11-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. (U.S. Pat. 5410540) in view of Lipp et al. (U.S. Pat. 6751219 B1).

With respect to claim 1, Aiki et al. discloses a switching apparatus (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to switch 1, which is a switching apparatus). Aiki et al. also discloses a first port coupled to receive an input data frame (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to input ports L01 to L0N that receive cells, which are data frames). Aiki et al. further discloses a first logic circuit coupled to receive the frame from the first port and configured to determine a number of copies of the input data frame to make and to make the number of copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3, which is part of a logic circuit that is coupled to receive an input frame and configured to determine a number of copies of the cell to produce and to produce the copies). Aiki et al. also discloses a first memory coupled to the first logic circuit and configured to store and read the copies (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to buffer memory 4, which is coupled to the cell copy section 3, and is configured to store and read the cell copies). Aiki et al. further discloses a second logic circuit coupled to the first memory and configured to determine when to read at least one copy of the input data frame from the first memory (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to buffer memory controller 6, which is a second logic circuit coupled to buffer memory 4, configured to determine when to read a copy

Art Unit: 2616

from the buffer memory 4). Aiki et al. also discloses ports coupled to the first memory and configured to transmit the at least one copy of the frame (See column 5 liens 7-20 and Figure 1 of Aiki et al. for reference to output ports L91 to L9N, which are coupled to the buffer memory 4, configured to transmit read copies of the cell). Aiki et al. further discloses that the first logic circuit comprises a third logic circuit configured to determine one or more empty locations in the first memory to store the copies of the input data frame (See column 3 line 66 to column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the buffer memory control section 6, which is a third logic circuit that is part of the ATM switch 1, that determines idle addresses, which are addresses of empty locations of the shared buffer memory 4, and stores the idle addresses in an idle address FIFO buffer 64 and for reference using the idle addresses as addresses to store copies of input ATM cells). Aiki et al. does not specifically disclose that the multiple ports are configured to receive copies of the input data from the memory in parallel and to simultaneously transmit copies of the input data frame.

With respect to claim 1, Lipp et al., in the field of communications discloses multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame (See column 8 line 61 to column 9 line 34 of Lipp et al. for reference to replicating a input data of a multicast packet, storing the replicated data, and transmitting the replicated data though multiple egress ports in parallel to simultaneously transmit the copies).

Using multiple ports configured to receive copies of input data from a memory in parallel

Art Unit: 2616

and to simultaneously transmit copies of the input data frame has the advantage of allowing multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Lipp et al. to combine using multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame, as suggested by Lipp et al., with the system and method of Aiki et al., with the motivation being to allow multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

With respect to claim 3, Aiki et al. discloses a second memory configured to keep track of all the empty locations in the first memory (See column 3 line 66 to column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to idle address FIFO buffer 64, which is a second memory stores addresses of empty locations in the buffer memory 4).

With respect to claim 7, Aiki et al. discloses a third logic circuit configured to determine how many additional ports will output copies of the frame and to calculate the amount of storage space needed to store the copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3 containing copy information table 34, which is used to determine the number of copies of the cell to make, and therefore determine the amount of space needed to store the determined number of copies).

Art Unit: 2616

With respect to claim 11, Aiki et al. discloses a bus coupled with the first memory and transmitting ports to transmit data including the copy from the memory to the second port (See Figure 1 of Aiki et al. for reference to a bus L4 connecting the buffer memory 4 with the output ports L91 to L9N such that data is transmitted on the bus L4 from the memory 4 to the ports L91 to L9N).

With respect to claim 12, Aiki et al. discloses a third logic circuit configured to select at least one copy from the bus (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to output select decoder 65, which is a third logic circuit, configured to select an copy of data to output on the bus to the output port).

With respect to claim 13, Aiki et al. discloses that an output control logic circuit is configured to indicate a location in the first memory where an associated transmitting port is to obtain the frame (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to buffer control section 6 including logic configured to determine where in the buffer memory 4 the data to be output to an output port is stored).

5. Claims 4-6, 14, and 16-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Lipp et al. and in further view of Brahmbhatt (U.S. Pat. 5646886).

With respect to claim 14, Aiki et al. discloses a switching apparatus (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to switch 1, which is a switching apparatus). Aiki et al. also discloses a first logic circuit coupled to receive the frame and configured to determine a number of copies of the input data frame to

Art Unit: 2616

make and to make the number of copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3, which is part of a logic circuit that is coupled to receive an input frame and configured to determine a number of copies of the cell to produce and to produce the copies). Aiki et al. further discloses a memory coupled to the first logic circuit and configured to store and read the copies (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to buffer memory 4, which is coupled to the cell copy section 3, and is configured to store and read the cell copies). Aiki et al. also discloses a logic circuit coupled to the first memory and configured to determine when to read at least one copy of the input data frame from the first memory (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to buffer memory controller 6, which is a second logic circuit coupled to buffer memory 4, configured to determine when to read a copy from the buffer memory 4). Aiki et al. further discloses that the first logic circuit comprises a third logic circuit configured to determine one or more empty locations in the memory to store the copies of the input data frame (See column 3 line 66 to column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the buffer memory control section 6, which is a third logic circuit that is part of the ATM switch 1, that determines idle addresses, which are addresses of empty locations of the shared buffer memory 4, and stores the idle addresses in an idle address FIFO buffer 64 and for reference using the idle addresses as addresses to store copies of input ATM cells). Aiki et al. does not specifically disclose that the multiple ports are configured to receive copies of the input data from

Art Unit: 2616

the memory in parallel and to simultaneously transmit copies of the input data frame.

Aiki et al. also does not disclose that the memory is comprised of channels and segments.

With respect to claim 14, Lipp et al., in the field of communications discloses multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame (See column 8 line 61 to column 9 line 34 of Lipp et al. for reference to replicating a input data of a multicast packet, storing the replicated data, and transmitting the replicated data though multiple egress ports in parallel to simultaneously transmit the copies). Using multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame has the advantage of allowing multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Lipp et al. to combine using multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame, as suggested by Lipp et al., with the system and method of Aiki et al., with the motivation being to allow multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

With respect to claims 4-5 and 16-17, Aiki et al. discloses a third logic circuit determining where there are empty memory locations (See column 3 line 66 to

Art Unit: 2616

column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the control section 6 having logic to determine an empty location in the buffer memory 4 by using buffer 64). Aiki et al. does not disclose that the empty memory locations are channels or segments.

With respect to claim 6, Aiki et al. does not disclose independently addressable segments that include independently addressable channels.

With respect to claims 4-6, 14, and 16-17, Brahmbhatt, in the field of communications, discloses a memory comprised of independently address segments including independently addressable channels (See column 7 line 37 to column 8 line 26 and Figure 5 of Brahmbhatt for reference to a memory array comprised of independently addressable segments 1-N each including independently addressable rows, which are channels). Using a memory comprised of independently address segments including independently addressable channels has the advantage of providing more efficient memory management.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Brahmbhatt, to combine using a memory comprised of independently address segments including independently addressable channels, as suggested by Brahmbhatt, with the system and method of Aiki et al. and Lipp et al., with the motivation being to provide more efficient memory management.

With respect to claim 18, Aiki et al. discloses a third logic circuit configured to determine how many additional ports will output copies of the frame and to calculate the amount of storage space needed to store the copies (See column 4 lines 12-39 and

Art Unit: 2616

Figure 1 of Aiki et al. for reference to cell copy section 3 containing copy information table 34, which is used to determine the number of copies of the cell to make, and therefore determine the amount of space needed to store the determined number of copies).

6. Claims 8-9 and 19-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Lipp et al. and Brahmbhatt as applied to claims 4-6 and 14-18 above, and further in view of Sun et al.

With respect to claims 8 and 19, the combination of Aiki et al., Lipp et al., and Brahmbhatt does not disclose determining the size of the frame and calculating the space necessary for storage.

With respect to claims 9 and 20, the combination of Aiki et al., Lipp et al., and Brahmbhatt does not disclose determining how many addressable locations are needed to store the copies of the frame.

With respect to claims 8-9 and 19-20, Sun et al., in the field of communications, discloses determining the size of a date frame and determining how many address locations are needed for the frame (See column 4 lines 58-64, column 6 line 64 to column 7 line 30 and Figures 2, 3A, and 3B of Sun et al. for reference to receiving variable length packets and determining how much storage is needed for the packets based on the size of the packets). Determining the size of a date frame and determining how many address locations are needed for the frame has

Art Unit: 2616

the advantage of allowing the size of data frames to be variable and providing more flexibility in the amount of data transmitted.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Sun et al., to combine determining the size of a date frame and determining how many address locations are needed for the frame, as suggested by Sun et al., with the system and method of Aiki et al., Lipp et al., and Brahmbhatt, with the motivation being to allow the size of data frames to be variable and to provide more flexibility in the amount of data transmitted.

7. Claim 10 is rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Lipp et al. and in further view of Medina et al. (U.S. Publication US 2005/0041579 A1).

With respect to claim 10, the combination of Aiki et al. and Lipp et al. does not disclose that the memory is distributed across the switch.

With respect to claim 10, Medina et al., in the field of communications, discloses using a distributed memory in a switch (See page 2 paragraphs 19-21 and Figure 2 of Medina et al. for reference to the memory being distributed with each port having a dedicated output port). Using a distributed memory in a switch has the advantage of allowing each output port to have a dedicated amount of memory such that if data congestion occurs at one output port, the memory of the other output ports is not affected.

Art Unit: 2616

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Medina et al., to combine using a distributed memory in a switch, as suggested by Medina et al., with the system and method of Aiki et al. and Lipp et al., with the motivation being to allow allowing each output port to have a dedicated amount of memory such that if data congestion occurs at one output port, the memory of the other output ports is not affected.

8. Claims 21, 26, and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Moy-Yee et al. (U.S. Pat. 6724761).

With respect to claim 21, Aiki et al. discloses a switching apparatus (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to switch 1, which is a switching apparatus). Aiki et al. also discloses a first port coupled to receive an input data frame (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to input ports L01 to L0N that receive cells, which are data frames). Aiki et al. further discloses a memory coupled to the first logic circuit and configured to store and read the copies (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to buffer memory 4, which is coupled to the cell copy section 3, and is configured to store and read the cell copies). Aiki et al. also discloses a logic circuit coupled to receive the frame from the first port and configured to determine a number of copies of the input data frame to make and to make the number of copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3, which is a logic circuit that is coupled to receive an input frame and

Art Unit: 2616

configured to determine a number of copies of the cell to produce and to produce the copies). Aiki et al. further discloses a logic circuit coupled to the first memory and configured to determine when to read at least one copy of the input data frame from the first memory (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to buffer memory controller 6, which is a logic circuit coupled to buffer memory 4, configured to determine when to read a copy from the buffer memory 4). Aiki et al. also discloses a transmitting ports coupled to the first memory and configured to transmit the copies of the frame (See column 5 liens 7-20 and Figure 1 of Aiki et al. for reference to output ports L91 to L9N, which are coupled to the buffer memory 4, configured to transmit read copies of the cell). Aiki et al. further discloses a third logic circuit configured to determine one or more empty locations in the memory to store the copies of the input data frame (See column 3 line 66 to column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the buffer memory control section 6, which is a third logic circuit that is part of the ATM switch 1, that determines idle addresses, which are addresses of empty locations of the shared buffer memory 4, and stores the idle addresses in an idle address FIFO buffer 64 and for reference using the idle addresses as addresses to store copies of input ATM cells). Aiki et al. does not specifically disclose that the multiple ports are configured to receive copies of the input data from the memory in parallel and to simultaneously transmit copies of the input data frame. Aiki et al. does not disclose that the logic circuits are embodied as a processor.

Art Unit: 2616

With respect to claim 29, Aiki et al. discloses a switching apparatus (See column 3 lines 45-57 and Figure 1 of Aiki et al. for reference to switch 1, which is a switching apparatus). Aiki et al. also discloses determining a number of copies of the input data frame to make and generating the number of copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3, which is a logic circuit that is coupled to receive an input frame and configured to determine a number of copies of the cell to produce and to produce the copies). Aiki et al. further discloses determining one or more empty locations in the memory (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the control section 6 having logic to determine an empty location in the buffer memory 4 by using buffer 64). Aiki et al. also discloses forwarding instructions and data to the memory to store the copies in the memory (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to buffer memory 4, which is coupled to the cell copy section 3, and is configured to store copies based on instructions). Aiki et al. further discloses forwarding instructions to the memory to read out copies of the input data frame from the first memory (See column 5 lines 7-20 and Figure 1 of Aiki et al. for reference to buffer memory controller 6, which is a second logic circuit coupled to buffer memory 4, configured to determine when to read a copy from the buffer memory 4). Aiki et al. also discloses forwarding instructions to multiple transmitting ports causing the ports to receive and to transmit the copies of the frame (See column 5 liens 7-20 and Figure 1 of Aiki et al. for reference to output ports L91 to L9N, which are coupled to the buffer memory 4, configured to transmit

Art Unit: 2616

read copies of the cell). Aiki et al. further discloses determining one or more empty locations in the memory to store the copies of the input data frame (See column 3 line 66 to column 4 line 12, column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the buffer memory control section 6, which is a third logic circuit that is part of the ATM switch 1, that determines idle addresses, which are addresses of empty locations of the shared buffer memory 4, and stores the idle addresses in an idle address FIFO buffer 64 and for reference using the idle addresses as addresses to store copies of input ATM cells). Aiki et al. does not specifically disclose that the multiple ports are configured to receive copies of the input data from the memory in parallel and to simultaneously transmit copies of the input data frame. Aiki et al. does not disclose that the instructions are stored on a computer readable medium and executed by a processor.

With respect to claims 21 and 29, Lipp et al., in the field of communications discloses multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame (See column 8 line 61 to column 9 line 34 of Lipp et al. for reference to replicating a input data of a multicast packet, storing the replicated data, and transmitting the replicated data though multiple egress ports in parallel to simultaneously transmit the copies). Using multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame has the advantage of allowing multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

Art Unit: 2616

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Lipp et al. to combine using multiple ports configured to receive copies of input data from a memory in parallel and to simultaneously transmit copies of the input data frame, as suggested by Lipp et al., with the system and method of Aiki et al., with the motivation being to allow multiple output ports to transmit data at the same time without having to wait for other output ports to finish transmission.

With respect to claims 21 and 29, Moy-Yee et al. discloses using a microprocessor and software on a computer readable medium to store and execute instructions for operating a switching apparatus (See column 5 lines 44-51 of Moy-Yee et al. for reference to using a microprocessor and software). Using a microprocessor and software on a computer readable medium to store and execute instructions for operating a switching apparatus has the advantage of allowing the system instructions to be written in software such that it is easy to reconfigure new instructions without changing the hardwiring of the apparatus.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Moy-Yee et al., to combine using a microprocessor and software on a computer readable medium to store and execute instructions for operating a switching apparatus with the system and method of Aiki et al. and Lipp et al., with the motivation being to allow the system instructions to be written in software such that it is easy to reconfigure new instructions without changing the hardwiring of the apparatus.

Art Unit: 2616

With respect to claim 26, Aiki et al. discloses a determining how many additional ports will output copies of the frame and to calculate the amount of storage space needed to store the copies (See column 4 lines 12-39 and Figure 1 of Aiki et al. for reference to cell copy section 3 containing copy information table 34, which is used to determine the number of copies of the cell to make, and therefore determine the amount of space needed to store the determined number of copies).

9. Claims 23-25 and 30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Lipp et al. and Moy-Yee et al. as applied to claims 21-22, 26, and 29 above, and further in view of Brahmbhatt.

With respect to claims 23-24 and 30, Aiki et al. discloses a third logic circuit determining where there are empty memory locations (See column 4 line 58 to column 5 line 6 and Figure 1 of Aiki et al. for reference to the control section 6 having logic to determine an empty location in the buffer memory 4 by using buffer 64). The combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose that the empty memory locations are channels or segments.

With respect to claim 25, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose independently addressable segments that include independently addressable channels.

With respect to claim 31, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose storing the copies in multiple segments.

Art Unit: 2616

With respect to claim 32, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose that when the memory reads out one copy, the memory also reads out a previously stored copy of a previously received frame.

With respect to claims 23-25, and 30-32, Brahmbhatt, in the field of communications, discloses a memory comprised of independently address segments including independently addressable channels (See column 7 line 37 to column 8 line 26 and Figure 5 of Brahmbhatt for reference to a memory array comprised of independently addressable segments 1-N each including independently addressable rows, which are channels, with the memories of different segments being accessible a the same time). Using a memory comprised of independently address segments including independently addressable channels has the advantage of providing more efficient memory management.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Brahmbhatt, to combine using a memory comprised of independently address segments including independently addressable channels, as suggested by Brahmbhatt, with the system and method of the combination of Aiki et al., Lipp et al., and Moy-Yee et al., with the motivation being to provide more efficient memory management.

10. Claims 27-28 and 33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Aiki et al. in view of Lipp et al. and Moy-Yee et al. as applied to claims 21-22, 26, and 29 above, and further in view of Sun et al.

Art Unit: 2616

With respect to claim 27, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose determining the size of the frame and calculating the space necessary for storage.

With respect to claim 28, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose determining how many addressable locations are needed to store the copies of the frame.

With respect to claim 33, the combination of Aiki et al., Lipp et al., and Moy-Yee et al. does not disclose determining the size of received data and determining where to store the received data.

With respect to claims 27-28 and 33, Sun et al., in the field of communications, discloses determining the size of a date frame and determining how many address locations are needed for the frame (See column 4 lines 58-64, column 6 line 64 to column 7 line 30 and Figures 2, 3A, and 3B of Sun et al. for reference to receiving variable length packets and determining how much storage is needed for the packets based on the size of the packets). Determining the size of a date frame and determining how many address locations are needed for the frame has the advantage of allowing the size of data frames to be variable and providing more flexibility in the amount of data transmitted.

It would have been obvious for one of ordinary skill in the art at the time of the invention, when presented with the work of Sun et al., to combine determining the size of a date frame and determining how many address locations are needed for the frame, as suggested by Sun et al., with the system and method of Aiki et al., Lipp et al., and

Art Unit: 2616

Moy-Yee et al., with the motivation being to allow the size of data frames to be variable and to provide more flexibility in the amount of data transmitted.

# Response to Arguments

11. Applicant's arguments with respect to claims 1, 3-14, 16-21, and 23-33 have been considered but are most in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jason E. Mattis whose telephone number is (571) 272-3154. The examiner can normally be reached on M-F 8AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Huy Vu can be reached on (571) 272-3155. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2616

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

jem

HƯỢ D. VU

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2600